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Previous theoretical study on this topic using the effective mass model has been carried out (Wang J. et. al., 2004) with the lack of detailed information portraying the electronic structures in the nano-scale regime. Recently, tight-binding (TB) method has been used (Neophytou, N. et. al., 2008; Rahman, A. et. al., 2003) as an alternative procedures to evaluate device performance. However, the former focuses their analysis and simulations on cylindrical cross-section nanowires (Wang, J., et. al., 2004) and the latter discussed on ultrathin body dual gate (UTB DG) MOSFET (Rahman, A. et. al., 2003) . Although TB and nonequilibrium Green's Functions (NEGF) has been developed and implemented to study nanowire MOSFETs (Luisier, M., et. al., 2008) as it provides better transport results compared to top-of-barrier approach, it is time-consuming especially in simulating large nanowire size and long channel. As the objective of this work is to investigate the effects of nanowire orientations to the ultimate performance of nanowire, it is suffice to apply top-ofbarrier approach in our work to do the comparison. Therefore, in this work, we explore and compare the ultimate performance of a set of cylindrical nanowire devices with different semiconductor materials (Si and Ge) and channel orientations using TB model and top-ofbarrier model (Neophytou, N. et. al., 2008) approaches. TB approach is employed to investigate the electronic properties of NWs in terms of E-k dispersion in order to accurately capture the orientation as well as quantum effects in a nano-scale system. Based on the calculated E-k dispersion, we engaged a semi-classical top-of-barrier MOSFET model to evaluate the ballistic I-V characteristics of NW FETs by self-consistently solving Poisson equation in order to evaluate the ultimate performance of these semiconductor NW FETs with various channel orientations. The schematic of the device structure is shown in Fig. 1 . The simulation is conducted in two parts: a) simulate I-V characteristics of circular nanowire (CW) with diameter of 3nm for Si and Ge with different orientations to study the effects of materials and orientations on the device performance and b) extend this simulations to explore performance of CW with different diameters. In this work, we explore four different diameters: 3nm, 5nm, 8nm and 10nm. Fig. 1 . A schematic of the simulated cylindrical nanowire FETs. The diameter of the circular cross-section (D) varies from 3nm, 5nm, 8nm and 10nm. The oxide thicknesses (tox) for this simulation are set at 1.6nm and 0.5nm for comparison.
Methodology
To investigate the ultimate performance of NW MOSFETs based on structural effects, we follow a two-step approach. Firstly, we assume a NW with certain size and orientation, and then, a sp 3 d 5 s * tight-binding model is implemented to investigate the electronic properties of NWs in terms of E-k dispersion relations. Next, we use the simulated dispersion relations obtained from TB model to calculate the ballistic current-voltage (I-V) characteristics of both p-channel and n-channel NW MOSFETs using a semi-classical "top-of-the-barrier" MOSFET 205 model. The results shown in (Neophytou, N. et. al., 2008) with and without including selfconsistency of bandstructure do not differ significantly to render the results invalid. Therefore, in this work, we do not calculate self-consistency of bandstructure.
A. Electronic Bandstructure Calculations:
To obtain the bandstructure of the Si NWs of different orientations, we assume an unrelaxed nanowire atomic geometry and construct the Hamiltonian of the NW unit cell using the orthogonal-basis sp 3 d 5 s * tight-binding method developed for bulk electronic structure. (Boykin, T.B. et. al., 2004) In this approach, we model each atom using 10 orbitals per atom in total. The different energy parameters in this TB model were obtained by fitting a genetic algorithm to reproduce the bandgap and the electron/hole effective masses in different valleys. The simulated NW is assumed to be infinitely long, and the nanowire surface is passivated by hydrogen atoms, which in this case is treated numerically using a hydrogen termination model of the sp3 hybridized interface atoms. This technique is reported to be successfully removing all the interface states from the bandgap. (Lee, S. et; This model has shown good agreement with the measured bandgap vs. diameter of silicon nanowires despite the exclusion of relaxation or strain effects. Once the transport direction is specified, the size t Si of the NW and unit cell can be defined, cf. Fig. 1 . The Hamiltonian of atoms within the unit cell and atoms within neighboring unit cells are obtained as H l , where l is the unit cell index with l=0 for the center unit cell and l≠ 0 for the l-th nearestneighboring cell. In this model, we only consider the nearest neighbors i.e., l=1 and -1. Then, the Hamiltonian in 1D k-space is calculated by taking the Fourier transform:
where k m =mπ/L is the wavevector within the 1 st Brillouin zone, m is the real number between 0 and 1, and L is the periodicity of the 1D lattice, z l =lL, referring to the unit cell position. Due to the orthogonality of the TB basis sets, a simple eigenvalue problem, shows that valley splitting is more evident when the diameter falls beyond 5nm. In general, valley splitting for Ge is always larger than Si, as shown in Fig. 3a due to Ge having lighter mass. However, a great distinction in valley splitting can be observed when the NW diameter is smaller than 5nm for Si and 8nm for Ge, respectively.
B. Transport Calculation:
Next, we use a semi-classical top-of-the-barrier MOSFET model (Rahman, A. et. al., 2003) to simulate the ballistic I-V characteristics. In this model, a simplified 3-dimensional selfconsistent electrostatic model with ballistic treatment of carrier transport is used. In addition, quantum capacitance effects are included into this approach. Three-dimensional electrostatics is described by a simple capacitance model (Rahman, A. et. al., 2003) . The capacitors represent the electrostatic coupling of the gate (C G ), drain (C D ), and source terminals (C S ) to the top of the potential barrier at the source end of the channel. These is the single electron charging energy, N 0 and N are the number of mobile carriers at the top of the barrier at equilibrium and under applied bias, respectively, while C Σ is the total capacitance. The carrier density N, can be directly computed from E-k relations determined earlier by applying the below equation,
where f(E) is the Fermi function and E fs is the chemical potential in the source region. Iteration between N and U scf is repeated until the self-consistency converges. The NW MOSFET current is then evaluated using the semi-classical transport equation in the ballistic limit, which is given by: (Neophytou, N. et. al., 2008) . From  Fig. 4 Ge give highest on-current. This is due to these orientations having lightest effective mass.
Simulation results and discussions
Next, the current density of n-type and p-type Si and Ge for different orientations with EOT of 1.6nm and 0.5nm were investigated, as shown in Fig. 5 . As expected, the current density for EOT of 0.5nm is higher, about doubled comparing to Si and Ge with EOT of 1.6nm for all orientations due to better gate control as a result of larger gate capacitance. In terms of semiconducting materials, Ge always outperforms Si regardless of nanowire diameters for p-type NW FETs (Fig. 5b and Fig. 5d ). However, for n-type NW FETs (Fig. 5a and Fig. 5c ), the current density for Si does not differ much from Ge. This phenomenon could be explained by the effective mass of Si and Ge. From calculation of hole effective mass, it could be deduced that the effective mass of Ge is far apart compared to Si while for the electron effective mass, the differences of Si and Ge is not significantly far apart. Furthermore, two important points could be obtained for both Si and Ge electronic ) shows the current density as a function of nanowire size for n-type and ptype Si and Ge with EOT=1.6nm while (c) and (d) shows the current density as a function of nanowire size for n-type and p-type Si and Ge with EOT=0.5nm. In general, the current density with EOT of 0.5nm is twice larger than that of 1.6nm due to better gate control.
In addition, we explore the capacitance effect on the device as the device current tightly depends on the capacitance, gate capacitance in particular. The C g /C ox ratio as a function of nanowire diameter for n-type and p-type Si and Ge NW GAA FETs with oxide thickness of 1.6nm and 0.5nm are shown in Fig. 6(a) , (b) Ge both encounter degradation of 7.14% and 25%, respectively. All these translate to an effective increase in gate oxide thickness, which in general reduces the gate control to the device. However, in all cases, we found C g <C ox and as gate oxide thickness, t ox decreases, the difference increases. It suggests that C OX is not much larger than C S and dominating C G , under the approximation of a conventional Si planar MOSFET. As shown in Fig. 6 Si. This is due to the larger gate capacitance caused by the thinner gate oxide. Fig. 6 . Cg/Cox as a function of nanowire diameter for n-type and p-type Si and Ge with oxide thickness of 1.6nm (6a and 6b) and oxide thickness of 0.5nm (6c and 6d). The capacitance value is degraded from the gate oxide capacitance for both Si and Ge regardless of oxide thickness.
On the other extreme region, when the oxide thickness is reduced further due to shrinking of devices, so x CC , and g S CC ≈ . At this point, the current does not depend on the effective mass of the material, and channel orientations. As a result, all the I-V curves of all cases with different materials and different orientations will overlap (Liang, G.C., et. al., 2007) EOT of 0.5nm at drain to source bias of 0.05V for n-type and -0.05V for p-type, respectively, as a function of NW's diameter. In general, the transconductance decreases as the diameter decrease due to lower ON-currents of the smaller diameter NWs. As the difference in gate voltage is a constant of 0.05V, the transconductance, m g is proportional to on-current. For n-type devices, Si and Ge of [110] orientation, in general, have the highest transconductance compared to the other two orientations regardless of nanowire area, as shown in Fig. 7(a) Fig. 7(c) and 7(d) show the transconductance for EOT of 0.5nm for n-type Si and Ge and p-type Si and Ge. As expected, the transconductance for EOT of 0.5nm in general is more than twice the value with that of EOT of 1.6nm. This is in agreement with the trend of on-current simulation results for drain voltage of ±0.05V. For amplifiers, we require the gain to be large so as to amplify the output by a few magnitudes. Transconductance is a measurement of gain of amplifier. As such, if NW FETs were to be used as amplifiers, large transconductance is required. From the above observation, Ge is the best candidate for both n-type and p-type NW FETs.
Conclusion
In this work, we present the device performance of Si and Ge and channel orientations in NW FETs and extend the discussion for different NW diameters. We show that in terms of channel orientation, for n-type devices, Si [110] and Ge [110] give the highest on-current compared to other orientations while in terms of channel material, Ge outperforms Si by between 1.17 to 1.42 times due to the lighter effective mass. Moreover, it is also observed that valley splitting is a strong function of quantum confinement, and it is more significant for NW diameter smaller than 5nm. We also explore the effect of different oxide thickness on the performance of devices as the oxide thickness determines the device capacitance. In investigating the effects of gate capacitance on devices of different NW sizes, we conclude that gate capacitance degrades as the device shrinks into sub-nanometer regime. Therefore, conventional approximation to calculate transport property does not apply. As we examine the gate oxide capacitance further, we found that it has not reached the other extreme where so x CC as at this extreme, the on-current for same material will overlap as the on-current only depends on effective mass. This phenomenon is not observed in the Ids-Vds curves even at EOT of 0.5nm. For transconductance, n-type Si and Ge of [110] orientation gives best performance while in terms of semiconducting material, both Si and Ge does not differ much. For p-type devices, Ge NW FETs show the better transconductance than Si NW FETs. Applied Physics a-Materials Science & Processing, Vol. 85, No. 3 (November 2006), 209-215, 0947-8396 
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